Large scale-free graphs are famously difficult to process efficiently: the highly skewed vertex degree distribution makes it difficult to obtain balanced workload partitions for parallel processing. Our research instead aims to take advantage of vertex degree heterogeneity by partitioning the workload to match the strength of the individual computing elements in a hybrid architecture. This paper extends the direction-optimized breadth first search algorithm to work efficiently on hybrid, GPU-accelerated platforms. We present the key graph partitioning, workload allocation, and communication strategies required for massive concurrency and good overall performance. We show that exploiting specialization enables gains as high as 2.4x in terms of time-to-solution and 2.0x in terms of energy efficiency by adding 2 GPUs to a 2 CPU-only baseline, for synthetic graphs with up to 16 Billion undirected edges as well as for real-world graphs. We also show that, for a capped energy envelope, it is more efficient to add a GPU than an additional CPU.
Introduction
Large-scale graph processing plays an important role for a wide range of applications where internal data structures are represented as graphs: from social networks, to protein-protein interactions, to the neuron structure of the human brain. A large class of real-world graphs, the scale-free graphs, have a heterogeneous vertex degree distribution: most vertices have a low degree but a few vertices are highly connected [15] [8] [2] .
Breadth First Search (BFS) is the building block for many graph algorithms (e.g., Betweenness Centrality, Connected Components) and it has similar structural properties to other algorithms (e.g., Single Source Shortest Paths -SSSP). BFS also exposes the main challenges in graph processing: data-dependent memory accesses, low compute-to-memory access ratio, and low memory access locality. Additionally, for scale-free graphs, the amount of parallelism exposed is highly heterogeneous and data-dependent. For these reasons the Graph500 [6] and GreenGraph500 [7] graph processing competitions have adopted BFS on scale-free graphs as their main benchmark to compare the efficiency of graph processing platforms in terms of time-to-solution and energy.
Recently, Beamer et al. [1] introduced the direction-optimized BFS algorithm that takes advantage of the scale-free property (Section 2.2). This algorithm combines the classic top-down BFS traversal, with inverse bottom-up steps. The algorithm offers a sizable speedup, and has seen continuous implementation improvements that have focused either on CPU-only platforms [16] or, require that the graph fits entirely in accelerator memory [17] .
Our work [5] focuses on testing the hypothesis that a hybrid platform that assembles processing elements with diverse characteristics (i.e., massively parallel processors optimized for high throughput, and traditional processors optimized for fast sequential processing) is a good match for scale-free graph workloads. While we have been successful demonstrating the usefulness of hybrid platforms for a wide set of algorithms (including traditional top-down BFS, Connected Components, SSSP and PageRank), direction-optimized BFS poses new challenges: (i) as it is up to one order of magnitude faster than traditional BFS, direction-optimized BFS stresses the communication channels between the processing elements of the hybrid platform, exposing new bottlenecks; (ii) it requires both pull and push access to vertex state that has to be efficiently exposed by the supporting middleware; and (iii) it requires specialized graph partitioning and workload allocation strategies that match the characteristics of the workload to those of the processing elements.
This paper makes the following contributions:
1. It provides further evidence that specialization -i.e., intelligent graph partitioning such that the resulting workload matches a heterogeneous set of processing elements -is key to extracting maximum efficiency when facing a fixed cost or energy constraint. ( 
Challenges and Opportunities
The key difficulty when processing scale-free graphs is a result of the heterogeneous vertex connectivity 1 . This property makes obtaining balanced partitions difficult, as generally the memory footprint of a partition is proportional with the number of of edges allocated to it, while the processing time is a complex function that depends on the number of vertices and edges allocated to the partition, and the specific properties of the workload (e.g., compute intensity, access locality). Past work has generally assumed a homogeneous compute platform and has prioritized balancing partitions in terms of size [12] . This leads, however, to unbalanced partitions in terms of processing time due to the high-connectivity nodes. Recent strategies such as 'high degree vertex delegation' [13] continue to assume a homogeneous platform and aim for better load-balancing while dealing with high degree vertices.
Improving Performance with Hardware Accelerators
A hybrid system offers the opportunity to benefit from heterogeneity: instead of attempting to balance partitions by evenly distributing the workload based on their memory footprint, one can choose to 'embrace' heterogeneity and partition such that the workload generated by a partition matches best the strengths of the processing element the partition is allocated to -e.g., by creating partitions that expose massive parallelism and allocating them to a GPU [5] [4] . However, efficiently harnessing a hybrid setup brings a number of challenges: First, it is difficult to design partition and allocation strategies that harness the hybrid platform efficiently. Second, GPUs tend to have over an order of magnitude less memory than the host and cannot process large partitions. (A key constraint as, for example, the edge list of a Scale30 graph, a synthetic graph used in the Graph500 benchmark, occupies 256GB in the memory-efficient Compressed Sparse Row (CSR) format, yet a Kepler K40 GPU has only 12 GB of memory).
Improving Performance with Direction-Optimized BFS
Similar to other graph algorithms, level-synchronous Breadth First Search (BFS) exposes the concept of a frontier : the set of active vertices, which, for BFS, form the current level. To discover the next level, i.e., the next frontier, the traditional top-down BFS step explores all edges of the vertices in the current frontier and builds the next frontier as the new vertices that can be reached (i.e., the vertices that have not been visited before). For scale-free graphs, this can cause high write traffic as many edges out of the current frontier can attempt to add the same vertex into the next frontier.
Direction-optimized BFS [1] is based on the key observation that the next frontier can also be built in a different, bottom-up way: by iterating over the vertices that have never been activated and selecting those that have a neighbour in the current frontier. Depending on graph topology and the current processing state of the algorithm, a bottom-up step can improve performance for two reasons. First, it can result in exploring fewer edges: once it has been determined that a vertex has a neighbour in the frontier it is not necessary to visit its other edges, thus reducing work particularly for high degree vertices. Second, it generates less contention as the thread that updates a vertex state (i.e., marks it as belonging to the new frontier) only reads its neighbour's state but does not update it.
During BFS processing of a scale-free graph, the vertices with high connectivity are quickly reached. Having the few high degree vertices in the frontier will quickly build a large next frontier. At this point, it becomes more work-efficient to employ a bottom-up step: this will reduce the number of edges explored, and will alleviate write pressure corresponding to the many vertices that will be added to the frontier. Figure 1 shows an example of the direction-optimized processing: the average degree of the frontier is large immediately after start, during the initial top-down steps. Next, the bottom-up steps form the bulk of the computation and the average degree of a processed vertex is lower and continues to decrease. In effect, the many low degree vertices may end up being processed unsuccessfully at multiple BFS levels before they are finally included in the frontier. The algorithm switches then again to top-down but the relative gains are small. 
The Hybrid Algorithm
To harness both opportunities: direction-optimized BFS and hybrid hardware, several issues need to be addressed: (i) partitioning the graph and allocating partitions to processing elements to match their strengths and limits (e.g., massive parallelism yet limited accelerator memory); (ii) efficiently communicating between partitions; and (iii) coordinating the participating processing elements.
Our past work [5] demonstrates that the benefits of using a hybrid platform exceed the cost of communication between partitions hosted on different processing elements: the reduction in compute time obtained by adding GPUs is far larger than the added communication time over the PCI bus to synchronize between partitions. However, direction-optimized BFS adds new challenges: first, the bottom-up steps are up to one order of magnitude faster than the equivalent top-down steps thus potentially exposing the communication over the PCI bus as the key bottleneck. Second, all processing elements participating in a direction-optimized BFS computation need to coordinate and chose direction at the same time. This coordination can add further communication overheads, as there is no shared state between processing elements.
Direction-optimized BFS for Partitioned Graphs
Our BFS algorithm 1 is based on the Bulk Synchronous Parallel (BSP) model which supports well a system setup with processing elements that do not share memory, and where the graph needs to be partitioned for processing. Each BFS level of the algorithm contains a communication operation: the top-down steps use a Push-based method; the bottom-up steps a Pull-based method (described in algorithms 2 and 3). The partitions each have an array of frontiers corresponding to other partitions. In addition, vertices have an associated partition ID, allowing the algorithm to determine whether or not the vertex is remote, and which frontier to use. Top-down steps explore the edges of the vertices in the frontier of the local partition. A local vertex can activate (mark as belonging to the next frontier) a vertex that is either local or remote -belonging to another partition. During the push phase, the remote information is passed to the corresponding partitions, then all partitions wait for synchronization before starting the next round to ensure they all have pushed all necessary information.
Bottom-up steps start by aggregating, in each partition, the global frontier by pulling the required information from all other partitions. Then each partition completes its level by checking its local non-activated vertices against this global frontier. Then partitions synchronize: this ensures that all partitions have completed creating their new local frontier and are ready for the next round.
Optimizations. Key performance gains are achieved due to batch communication and message reduction: the push and pull operations only happen once per BSP round, and only to remote neighbours (i.e., only the data relevant to remote partitions). An additional optimization we apply is specific to the case when the user requires computing the BFS traversal tree as in the Graph500 benchmark (and not only labeling nodes with their 'depth'): To reduce communication overhead, the parent of a vertex is not communicated during the traversal but is collected from the different address spaces in a final aggregation step (only the visited status is updated during traversal).
Partition Specialization
A performance-critical decision is graph partitioning; in particular, we need to identify the part of the graph that should be placed on the space-constrained GPUs such that overall performance is maximized. We first observe that even though the bottom-up steps can significantly improve performance for some BFS levels (due to the reduction in total edge checks), these bottom-up steps still generate the largest time cost for the overall execution ( Fig. 1 ). Thus accelerating these steps is essential for overall processing performance, and our focus.
We partition such that the low-degree vertices are assigned to the GPUs. The intuition behind this decision is threefold: first, processing the many low-degree vertices in parallel fits the GPU compute model (i.e., many small computations with insignificant load imbalance); second, the low-degree vertices occupy a small amount of memory (as they are not attached to many edges), a critical issue to the space-constrained GPUs; third, and most importantly, processing the lowdegree vertices during the bottom-up steps is the main bottleneck as we have empirically verified. As we argue in the next section, this partitioning solution adds one additional advantage: it makes it easier to decide when to switch to bottom-up processing without communicating between partitions.
Switching Directions for a Partitioned Graph
The direction-optimized algorithm requires coordinating all processing elements when the processing switches from top-down to bottom-up steps (after processing the first few BFS levels) then switching back to top-down processing. These decision are generally taken based on global information [1] [17] (e.g., the anticipated size of the next frontier) yet aggregating this information can be costly on a platform that does not offer shared memory.
Top-down to bottom-up switch. We estimate the next frontier based on a static percent of the edges out of the current frontier. This tended to be correct in most executions on the scale-free graphs we have experimented with. However, when using this technique on our partitioned setup, it would normally be necessary to synchronize frontier information across each partition. However, as shown in Fig. 1 , the frontier is rapidly built by the few high degree vertices, while the low degree vertices have virtually no impact on the decision to switch as they are discovered later. For this reason, the coordinator for switching can be the partition responsible for the high degree vertices: the CPU. This method is less costly than communicating among partitions to precisely anticipate frontier size, while retaining nearly identical accuracy in predicting the optimal switch point.
Bottom-up to top-down switch. The performance gains tends to be low from switching back to top-down processing as the the final BFS levels require little time anyways. For this reason, partitions return to top-down after a fixed number of steps, so that all partitions return at the same time without state communicating or voting.
Optimizations to Improve Access Locality
After partitioning, a vertex is identified by two elements: a global ID which corresponds to its place in the original graph, and a local ID, which corresponds to its place in the partition. This indexing provides flexibility that can be exploited as follows. First, since the partition retains the global ID, permutation of local IDs enables optimizations: we can reorder vertices in memory to improve access locality [14] . Second, the adjacency lists can be ordered in decreasing order of vertex connectivity, so that the highest degree vertex in the adjacency list comes first. This optimization shortens the bottom up-steps as the higher degree vertices are most likely to belong in the frontier, thus scanning the neighbour list has a higher chance to stop earlier (as also noted by [16] ).
Moreover, we improve cache locality by isolating any singletons: we assign them to a dummy CPU partition, which leads to shorter bitmaps to represent the frontiers of all other partitions -an essential element for BFS performance.
Finally, note that the optimizations discussed in this section are applicable to both CPU-only and hybrid setups. Indeed, applying such optimizations makes it even more challenging for a hybrid platform to be beneficial as it significantly improves the performance of our CPU-only baseline, and hence could potentially expose more the communication overheads. However, as we show in the next section, our optimizations related to reducing communication overheads successfully eliminates it as a potential bottleneck.
Experimental Results
Software Platform. Totem [5] , the framework we use to support our exploration, hides the complexity of developing graph algorithms from the programmer by providing abstractions for communication, provides the ability to specify graph partitioning strategies, as well as common optimizations such as bitmap frontier representations and vertex and adjacency list ordering. We implemented the direction-optimized BFS algorithm on top of Totem, as well as the optimizations discussed -it is important to note that both the hybrid and the CPU-only experiments use the same CPU kernel (i.e., they both apply the optimizations discussed in Section 3.4). Hardware Platform. The experiments were executed on a single machine with two Intel Xeon E5-2670v2 processors with 10 cores at 2.5GHz and 512 GB of shared memory. The machine hosts two NVidia Kepler K40s with 2880 cores at 0.75GHz and 12 GB of memory each. The peak memory bandwidth of the host is 59.7GB/s, while on the GPU is 288GB/s. Methodology. The experiments were run and validated as defined by the Graph500 and GreenGraph500 challenges, including computing the BFS parent of each vertex, which can be a significant portion of computation time as opposed to only the depth. While Totem uses the CSR format and represents each undirected edge as two directed edges, we do report performance in undirected traversed edges per second (TEPS), as required by Graph500. Reported results are harmonic means over 100 executions. We measure power at the outlet using a WattsUP meter that samples at 1Hz. To get representative energy consumption, we run each experiment for 10 minutes (e.g., repeating BFS searches). 2 (left) presents the processing rate for a Scale30 graph for configurations with one or two CPUs, and one or two GPUs. There are two takeaways: first, GPUs provide acceleration in all cases; and, relevantly for budget or energy limited platforms, it is more efficient to add an additional GPU than an additional CPU.
Second, and most importantly, the plot highlights the benefits of workload specialization: with random partitioning adding GPUs only offers a speedup proportional with memory footprint of the offloaded partition. The intelligent partitioning scheme we introduce offers a super-linear speedup: where despite offloading only 8% of the graph, 2 GPUs improve performance by 2.4x. Figure 2 (right) evaluates performance over multiple Graph500 sizes and shows that the hybrid setup with workload specialization consistently offers large gains. Generally, larger-scale graphs tend to have a smaller TEPS rate due to lower data locality. We note that, despite the ability to allocate a larger part of the smaller graphs to the GPUs the gains level off for scale-free graphs: allocating more low-degree vertices becomes exponentially costly as the vertices have higher connectivity. The largest graph offers more potential for improvement if GPUs had more memory: 'only' 88% of non-singleton vertices are allocated to the GPUs. This increases to 97% for Scale29, and 99% for Scale28; at which point there is not much room for performance gains from GPUs with larger memory. Figure 4 (left) breaks down the total runtime by BFS level for classic topdown BFS and direction-optimized BFS on a traditional (two CPU sockets -2S in the plots) and hybrid (two CPUs and two GPUS -2S2G) platform. The plot highlights two key points. First, it confirms the benefits of direction-optimization and it shows that these benefits are concentrated on faster processing of bottomup levels 4 and 5. Second, it highlights the further gains offered by the hybrid platform, and pinpoints the gains to much faster level 4 processing.
Analyzing Hybrid Direction-optimized BFS Performance
As a result of the BSP model, the computation time is determined by the bottleneck processor. Figure 4 
Comparison with Related Work using Real-world Graphs
We use real-world graphs to compare to the state-of-the-art graph processing framework Galois, which implements the direction-optimized algorithm and compares favorably to other platforms such as Ligra, PowerGraph, and GraphLab [11] . 2 Table 1 shows the following: first, as in Fig. 4 (left) direction-optimized BFS largely outperforms the top-down BFS. Second, our top-down and directionoptimized CPU-only versions each slightly outperform Galois: this provides evidence that the baselines we use for comparison to showcase the gains offered by our hybrid hardware approach are fair. Furthermore, since in our hybrid algorithm the CPU and GPU kernels are executing concurrently, and the CPU is the bottleneck processor (as discussed earlier), improving our CPU kernel improves our overall execution rate, thus we have made all efforts to have efficient CPU-only kernels.
The hybrid direction-optimized version provides a performance boost of 2.0x for Twitter compared to the best CPU only version. The larger diameter and less scale-free nature of the last two graphs reduce the impact of the directionoptimized approach, and expose more of the hybrid implementation overheads. Additionally, these smaller graphs expose less opportunity for the massive parallelism that the GPUs could harness. Nevertheless the hybrid implementation still offers a 1.3x speedup for LiveJournal and Wikipedia.
The table also highlights that partition specialization and the algorithm-level optimizations are harmonious and improve performance when applied together: the optimizations we present in this paper each present a significant boost in performance over generic and even optimized CPU versions. These results provide intuition that other scale-free real-world graphs will benefit from the techniques we propose. [16] , that all use more energyefficient hardware: more and newer CPUs.). Finally we note that the property we observed for performance holds for energy efficiency: it is always better to add a GPU than a second CPU. For example, if we extrapolate the linear performance improvement from 1 CPU to 2 CPUs as in Fig. 2 to 4 homogeneous CPUs, and conservatively assume these two new CPUs have no energy cost, a system consisting of 4 of our CPUs would be approximately 16 MTEPS/W, still less than our 2 CPU 2 GPU system. The reason behind these energy gains the hybrid platform offers is that the GPU enables faster race-to-idle for the whole system (including energy expensive RAM), which means that the system draws high power for a significantly shorter period. Moreover, the most important factor that contributes to the energy gains is that the GPU, the processor with the higher Thermal Design Power (TDP), races-to-idle much faster than the CPUs (as shown in Figure 4 ).
Summary
This work presents the design, implementation and evaluation of a state-ofthe-art BFS algorithm (Beamer et. al.'s direction-optimized algorithm [1] ) on top of a hybrid, GPU-accelerated platform. We present a number of critical optimizations that take advantage of both the characteristics of the hardware platform we target and common properties of many real-world datasets. We show that while the GPU has limited memory space, large-scale graphs can still benefit from GPU acceleration by carefully partitioning the graph such that the GPU is assigned the part of the workload that otherwise critically limits the overall performance. Moreover, we show that by applying simple yet effective optimizations, such gains are achieved even for discrete GPUs connected to the system via high-latency PCI bus. This offers a strong indication that these gains will hold for high-speed GPU platforms, such as AMD Fusion or NVLink.
Making progress on techniques able to harness heterogeneous platforms is essential in the context of current hardware trends: as the relative cost of energy continues to increase relative to the cost of silicon, future systems will host a wealth of different processing units. In this context, partitioning the workload and assigning the partitions to the processing element where they can be executed most efficiently in terms of power or time becomes a key issue.
